Digital Logic Implementation of Wide-Range Frequency Linear Detector
نویسندگان
چکیده
Digital logic frequency detector whose operation is based on the analog quadricorrelator is presented. Proposed circuit consists of conventional digital logic devices without an alog elements. Therefore, it has superior reliabilities over component drifts or aging effects. Frequency linear discrimination range is ±100% of the reference clock rate. key words: digital frequency detector, quadricorrelator
منابع مشابه
Digital Binary Phase-shift Keyed Signal Detector
We have developed the effective algorithm for detecting digital binary phase-shift keyed signals. This algorithm requires a small number of arithmetic operations over the signal period. It can be relatively easy implemented based on the modern programmable logic devices. It also provides high interference immunity by identifying signal presence when signal-to-noise ratio is much less that its w...
متن کاملAnalog+digital phase and frequency detector for phase locking of diode lasers
We describe a type of phase and frequency detector employing both an analog phase detector and a digital phase and frequency detector. The analog and digital detectors are mutually exclusive so that only one of them is active at any given time, resulting in a phase detector with both the broad capture range of digital circuits and the high speed and low noise of analog mixers. The detector has ...
متن کاملA low-complexity ITU-compliant dual tone multiple frequency detector
We present the rst dual tone multiple frequency (DTMF) signal detector that meets the International Telecommunications Union (ITU) Q.24 DTMF standard when implemented on an 8-bit microcontroller. Key innovations include the use of adaptive notch lters and sophisticated decision logic. The DTMF detector is well suited for a multichannel digital signal processor implementation.
متن کاملDesign and Implementation of Fast Locking and Harmonic Free in Multiphase Digital DLL – Robust to Process Variations
An ADMDLL(All Digital Multiphase Delay Locked Loop) with Harmonic free , Low power , Low Jitter and Immune to SSN features are presented. Harmonic Free and Immune to SSN of the proposed ADMDLL are achieved by implementing a Narrow-Wide Coarse Lock Detector (NWCLD) and Time to Digital Converter (TDC),which maintains the delay between reference clock and outgoing clock with in the suitable range ...
متن کاملA FPGA IMPLEMENTATION OF A PHASE LOCKED LOOP FOR DC MOTOR CONTROL BY BOGDAN ALECSA and ALEXANDRU ONEA
The paper proposes a way of implementing a phase locked loop (PLL) motor speed controller. The main emphasis is on the FPGA implementation of the digital PLL. The closed loop sensing element is an optical tachometer, which outputs an impulse train with a frequency proportional to the motor rotational speed. This impulse train will be synchronized by the PLL to a reference impulse train of a giv...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1999